CodSim -- A Combined Delay Fault Simulator
نویسندگان
چکیده
Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they only model a subset of delay defect behaviors. To solve this problem a combined delay fault (CDF) model has been developed, which models delay faults caused by the combination of spot defects, parametric process variation, and capacitive coupling. The spot defects are modeled as both resistive opens and shorts. The CDF model has been implemented in the CodSim delay fault simulator which gives more realistic delay fault coverage. The fault coverage of traditional test sets has been evaluated on the ISCAS85 circuits.
منابع مشابه
Combined Delay Fault Modeling and Simulation
Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they only model a subset of delay defect behaviors. To solve this problem a combined delay fault (CDF) model has been developed, which models delay faults caused by the combination of spot defects, parametric process variation, and capacitive coupling. The spot defects are modeled as...
متن کاملDelay Fault Test Generation for Circuits with Standard Scan Design Considering Three-State Elements EXTENDED PRESENTATION ABSTRACT
Short Abstract Most industrial digital circuits contain three-state elements besides pure logic gates. We like to presents a gate delay fault test generator for sequential circuits with standard scan design that can handle three-state elements like bus drivers, transmission gates and pulled busses. The delay test pattern generator is based on a well-proved stuck-at test pattern generator that w...
متن کاملGate Delay Test Generation for Industrial Circuits considering Embedded Cores
A gate delay test generator for circuits with three-state elements and standard scan-design is presented. The pattern generator combines a well proven stuck-at test pattern generator and a gate delay fault simulator that is used to evaluate the quality of the generated gate delay tests. Experimental results show how the reduced controllability of primary inputs of embedded cores effects the del...
متن کاملInternational Symposium on Fault - Tolerant Computing , pp . 310 - 319 , June 1993 A Fast and Accurate Gate - Level Transient Fault SimulationEnvironment
Mixed analog and digital mode simulators have been available for accurate transient fault simulation. However , they are not fast enough to simulate a large number of transient faults on a relatively large circuit in a reasonable amount of time. In this paper, we describe a gate-level transient fault simulation environment which has been developed based on realistic fault models. The simulation...
متن کاملQuality Determination for Gate Delay Fault Tests Considering Three-State Elements
Most industrial digital circuits contain three-state elements besides pure logic gates. This paper presents a gate delay fault simulator for combinational circuits that can handle three-state elements like bus drivers, transmission gates and pulled busses. The well known delay faults − "slow-to-rise" and "slow-to-fall" − are considered as well as delayed transitions from isolating signal state ...
متن کامل